ABSTRACT STT-MRAM are attracting an increasing interest from microelectronics industry. They are about to enter in volume production with the first goal of replacing embedded Flash memory. To go towards high density STT-MRAM at sub-20nm nodes, two major issues have to be solved. One is the nanopatterning of the magnetic tunnel junctions at 1x feature size (F) and narrow pitch (pitch<2F). The other is to increase the thermal stability of the storage magnetization at sub-20nm nodes. This paper addresses these two issues and propose innovative approaches to solve these two difficulties.
NOVEL APPROACH FOR THE NANOPATTERNING OF MAGNETIC TUNNEL JUNCTIONS AT NARROW PITCH
Spin-Transfer-Torque Magnetic Random Access Memory (STT-MRAM) based on out-of-plane magnetized MTJ (pMTJ) is one of the most promising emerging non-volatile memory technologies. Indeed, it combines a unique set of assets: quasiinfinite write endurance, high speed, low power consumption and scalability. Embedded STT-MRAM are about to enter in volume production for e-FLASH replacement. For this type of applications not requiring very high memory density, the preferred etching technique is still ion beam etching (IBE). However this technique is not appropriate for high density memory due to shadowing effects. This effect worsens as the memory pitch shrinks below typically 5F resulting in a poor control of the critical dimension at very dense pitch. Besides it is difficult to implement on large wafers with good uniformity [1] . Reactive ion etching (RIE) was also tried for MTJs patterning with various gas but was found to be very complex due to the heterogeneous nature of the MTJ stacks and to cause corrosion and delamination of the magnetic materials [2] . Therefore, to be able to use STT-MRAM as a dense working memory, a new method for nanopatterning MTJ elements at small feature size (F<20nm) and narrow pitch (pitch~2F) is still required. In our novel approach, the MTJ stack is directly deposited on pre-patterned conducting pillars consisting of a non-magnetic material for which the patterning process is already well mastered (e.g Ta pillars prepared by RIE or Cu or W vias prepared by damascene process). Thus, the MTJ stack is naturally patterned while being deposited, not requiring any post-deposition etching. Some magnetic material is also deposited in the spaces between pillars. It can be left there without causing any problem. In this study, the prepatterned pillars consisted of Ta posts capped with a Pt etching mask. Conventional out-of-plane magnetized magnetic tunnel junction stacks were then deposited on these prepatterned arrays of pillars. An example of resulting array of patterned MTJs is shown in Fig.2 . Extremely dense arrays with pitch down to 1.5F could be obtained by this technique.
Subsequently, top contacts were made on top of these junctions to measure their magnetoresistance properties and STT-switching characteristics. Fig.3 illustrates typical R(H) loops and STT-switching experiments performed on such nanopatterned MTJs [3] . STT switching is observed at write voltage of the order of 0.3V for 100ns write pulse which is comparable to typical values observed in MTJs patterned by RIE. 
PERPENDICULAR SHAPE ANISOTROPY STT-MRAM (PSA-STT-MRAM)
In STT-MRAM, a key parameter is the thermal stability factor ΔT which determines the bit error rate in standby (i.e. the memory retention) and during read. In macrospin approximation, ǻT is given by :
where EB is the energy required to switch the memory between its two stable states at temperature T, kB and μ0 are respectively the Boltzmann constant and the vacuum magnetic permeability. MS is the saturation magnetization, Nxx and Nzz are respectively the in-plane and out-of plane demagnetizing factors where z refers to the out-of-plane direction, ൌ Ɏሺ ʹ Τ ሻ ଶ is the storage layer area with D its diameter, t its thickness, KS is the interfacial anisotropy at the MgO/FeCoB interface. For standard FeCoB/MgO/FeCoB p-MTJs, Nxx -Nzz = -1 as the thickness (1.4 nm) is much lower than the diameter (> 20 nm) leading to a negative (i.e. in-plane) demagnetizing anisotropy. On the contrary, the strong positive interfacial anisotropy KS ( ୗ ୣେ୭ ~1.4 mJ/m 2 for Fe rich alloys) pulls the magnetization out-of-plane. To fulfill industrial needs, ǻT should be typically in the range 60 to 100 at 300K [4] depending on the memory capacity and allowed bit error rate. Because ǻT scales quadratically with D for sub-20nm diameter (macrospin model) [5] , ǻ300 inevitably drops below 60, thus limiting the downsize scalability of p-STT-MRAM. To increase ΔT at sub-20nm feature size, it is proposed to dramatically increase the thickness of the storage layer to values comparable to its diameter so that its shape anisotropy becomes positive (i.e. out-of plane) as the interfacial anisotropy. Fig.4 shows the evolution of ΔT (color scale) versus storage layer diameter and thickness. This diagram shows that ΔT above 60 can be maintained for MTJs down to 4nm diameter provided their storage layer thickness is increased up to ~30nm. The magnetic and transport properties of these MTJs were measured electrically as illustrated in Fig.6 with field applied out-of-plane. Clearly, strong perpendicular magnetic anisotropy was observed at diameter down to 8nm. ΔT could be as high as 200 in some of these 8nm diameter junctions demonstrating that very high thermal stability can be achieved in these PSA-STT-MRAM. Of course, the cell aspect ratio (t/D) must be adjusted to keep ΔT in the range 60-100 allowing to get switching by STT. 
